250 mA, Ultra-Low Noise and High PSRR LDO Regulator for RF and Analog Circuits

The NCP163 is a next generation of high PSRR, ultra–low noise LDO capable of supplying 250 mA output current. Designed to meet the requirements of RF and sensitive analog circuits, the NCP163 device provides ultra–low noise, high PSRR and low quiescent current. The device also offer excelent load/line transients. The NCP163 is designed to work with a 1 μF input and a 1 μF output ceramic capacitor. It is available in two thickness ultra–small 0.35P, 0.65 mm x 0.65 mm Chip Scale Package (CSP) and XDFN4 0.65P, 1 mm x 1 mm.

Features

- Operating Input Voltage Range: 2.2 V to 5.5 V
- Available in Fixed Voltage Option: 1.2 V to 5.3 V
- ±2% Accuracy Over Load/Temperature
- Ultra Low Quiescent Current Typ. 12 μA
- Standby Current: Typ. 0.1 μA
- Very Low Dropout: 80 mV at 250 mA
- Ultra High PSRR: Typ. 92 dB at 20 mA, f = 1 kHz
- Ultra Low Noise: 6.5 μV_{RMS}
- Stable with a 1 µF Small Case Size Ceramic Capacitors
- Available in -WLCSP4 0.65 mm x 0.65 mm x 0.33 mm
 - -WLCSP4 0.65 mm x 0.65 mm x 0.4 mm
 - -XDFN4 1 mm x 1 mm x 0.4 mm
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Battery-powered Equipment
- Wireless LAN Devices
- Smartphones, Tablets
- Cameras, DVRs, STB and Camcorders




Figure 1. Typical Application Schematics



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAMS







CASE 567KA







X or XX = Specific Device Code M = Date Code


PIN CONNECTIONS

N OUT
(A1) (A2)
(B1) (B2)

(Top View)

GND

ΕN



ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 15 of this data sheet.




Figure 2. Simplified Schematic Block Diagram

PIN FUNCTION DESCRIPTION

| Pin No. WLCSP4 | Pin No. XDFN4 | Pin Name | Description |
|-------------------|------------------|-------------|--|
| A1 | 4 | IN | Input voltage supply pin |
| A2 | 1 | OUT | Regulated output voltage. The output should be bypassed with small 1 μF ceramic capacitor. |
| B1 | 3 | EN | Chip enable: Applying V_{EN} < 0.4 V disables the regulator, Pulling V_{EN} > 1.2 V enables the LDO. |
| B2 | 2 | GND | Common ground connection |
| _ | EPAD | EPAD | Expose pad can be tied to ground plane for better power dissipation |

ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit |
|---|--------------------|---|------|
| Input Voltage (Note 1) | V_{IN} | -0.3 V to 6 | V |
| Output Voltage | V _{OUT} | -0.3 to V _{IN} + 0.3, max. 6 V | V |
| Chip Enable Input | V _{CE} | -0.3 to V _{IN} + 0.3, max. 6 V | V |
| Output Short Circuit Duration | t _{SC} | unlimited | S |
| Maximum Junction Temperature | TJ | 150 | °C |
| Storage Temperature | T _{STG} | -55 to 150 | °C |
| ESD Capability, Human Body Model (Note 2) | ESD _{HBM} | 2000 | V |
| ESD Capability, Machine Model (Note 2) | ESD _{MM} | 200 | V |
| ESD Capability, Charged Device Model (Note 2) | ESD _{CDM} | 1000 | V |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
- 2. This device series incorporates ESD protection and is tested by the following methods:
 - ESD Human Body Model tested per EIA/JESD22-A114
 - ESD Machine Model tested per EIA/JESD22-A115
 - ESD Charged Device Model tested per EIA/JESD22-C101, Field Induced Charge Model
 - Latchup Current Maximum Rating tested per JEDEC standard: JESD78.

THERMAL CHARACTERISTICS

| Rating | Symbol | Value | Unit |
|---|---------------|-------|------|
| Thermal Characteristics, WLCSP4 (Note 3), Thermal Resistance, Junction-to-Air | р | 108 | °C/M |
| Thermal Characteristics, XDFN4 (Note 3), Thermal Resistance, Junction-to-Air | $R_{	hetaJA}$ | 198.1 | °C/W |

3. Measured according to JEDEC board specification. Detailed description of the board can be found in JESD51-7

ELECTRICAL CHARACTERISTICS $-40^{\circ}C \le T_J \le 125^{\circ}C$; $V_{IN} = V_{OUT(NOM)} + 1$ V; $I_{OUT} = 1$ mA, $C_{IN} = C_{OUT} = 1$ μ F, unless otherwise noted. $V_{EN} = 1.2 \text{ V}$. Typical values are at $T_J = +25^{\circ}\text{C}$ (Note 4).


| Parameter | Test Co | Symbol | Min | Тур | Max | Unit | |
|------------------------------------|--|---|---------------------|-----|----------------------|------|-------------------|
| Operating Input Voltage | | V _{IN} | 2.2 | | 5.5 | V | |
| Output Voltage Accuracy | $V_{IN} = (V_{OUT(NON)} $ $0 \text{ mA} \le I_{OU}$ | V _{OUT} | -2 | | +2 | % | |
| | $V_{IN} = (V_{OUT(NON)} 0 \text{ mA} \le I_{OU}$ (for $V_{OUT} < 1.8 \text{ V}$, | _{/l)} + 1 V) to 5.5 V _T ≤ 250 mA XDFN4 package) | V _{OUT} | -3 | | +3 | % |
| Line Regulation | V _{OUT(NOM)} + 1 | $V \le V_{IN} \le 5.5 V$ | Line _{Reg} | | 0.02 | | %/V |
| Load Regulation | I _{OUT} = 1 m/ | \ to 250 mA | Load _{Reg} | | 0.001 | | %/mA |
| | | V _{OUT(NOM)} = 1.8 V | | | 180 | 250 | |
| | | V _{OUT(NOM)} = 2.5 V | | | 110 | 175 | |
| | | V _{OUT(NOM)} = 2.8 V | | | 95 | 160 | |
| | | V _{OUT(NOM)} = 3.0 V | | | 90 | 155 | |
| Dropout Voltage (Note 5) | I _{OUT} = 250 mA | V _{OUT(NOM)} = 3.2 V | V_{DO} | | 85 | 149 | mV |
| | | V _{OUT(NOM)} = 3.3 V | | | 80 | 145 | |
| | | V _{OUT(NOM)} = 3.5 V | | | 75 | 140 | |
| | | V _{OUT(NOM)} = 4.5 V | | | 65 | 120 | |
| | | V _{OUT(NOM)} = 5.0 V | | | 75 | 105 | |
| Output Current Limit | V _{OUT} = 90% | I _{CL} | 250 | 700 | | 1 | |
| Short Circuit Current | V _{OUT} = 0 V | | I _{SC} | | 690 | | mA |
| Quiescent Current | I _{OUT} = | IQ | | 12 | 20 | μΑ | |
| Shutdown Current | V _{EN} ≤ 0.4 V ₂ | V _{IN} = 4.8 V | I _{DIS} | | 0.01 | 1 | μΑ |
| EN Pin Threshold Voltage | EN Input \ | V _{ENH} | 1.2 | | | ., | |
| | EN Input \ | V _{ENL} | | | 0.4 | V | |
| EN Pull Down Current | V _{EN} = | 4.8 V | I _{EN} | | 0.2 | 0.5 | μΑ |
| Turn-On Time | C _{OUT} = 1 μF, From V _{OUT} = 95% | assertion of V _{EN} to V _{OUT(NOM)} | | | 120 | | μs |
| Power Supply Rejection Ratio | I _{OUT} = 20 mA | f = 100 Hz f = 1 kHz f = 10 kHz f = 100 kHz | PSRR | | 91 92 85 60 | | dB |
| Output Voltage Noise | f = 10 Hz to 100 kHz | I _{OUT} = 1 mA I _{OUT} = 250 mA | V _N | | 8.0 6.5 | | μV _{RMS} |
| Thermal Shutdown Threshold | Temperat | ure rising | T _{SDH} | | 160 | | °C |
| | Temperat | ure falling | T _{SDL} | | 140 | | °C |
| Active Output Discharge Resistance | V _{EN} < 0.4 V, \ | R _{DIS} | | 280 | | Ω | |
| Line Transient (Note 6) | V _{IN} = (V _{OUT(NOM)} + 1.6 V) in 30 μs | _ | -1 | | | ., | |
| | V _{IN} = (V _{OUT(NOM)} + 1 1 V) in 30 μs, | Tran _{LINE} | | | +1 | mV | |
| Load Transient (Note 6) | I _{OUT} = 1 mA to 200 mA in 10 μs | | _ | -40 | | | |
| | I _{OUT} = 200 mA | - Tran _{LOAD} | | | +40 | mV | |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

^{4.} Performance guaranteed over the indicated operating temperature range by design and/or characterization. Production tested at T_A = 25°C. Low duty cycle pulse techniques are used during the testing to maintain the junction temperature as close to ambient as possible.

5. Dropout voltage is characterized when V_{OUT} falls 100 mV below V_{OUT(NOM)}.

^{6.} Guaranteed by design.



REGULATION (%/V) V_{OUT}, OUTPUT VOLTAGE (V) 5.030 0.03 0.02 5.025 $I_{OUT} = 10 \text{ mA}$ 0.01 5.020 5.015 $I_{OUT} = 250 \text{ mA}$ I.NE -0.01 5.010 -0.02 $V_{IN} = 2.8 \text{ V}$ 5.005 $V_{IN} = 5.5 \text{ V}$ REG_{LINE}, V_{OUT} = 1.8 V $V_{OUT} = 5.0 V$ -0.03 5.000 $C_{IN} = 1 \mu F$ $C_{IN} = 1 \, \mu F$ -0.044.995 $C_{OUT} = 1 \mu F$ $C_{OUT} = 1 \mu F$ 4.990 -0.05 -40 -20 20 40 60 80 100 120 -40 -20 0 20 40 60 100 120 140 T.J., JUNCTION TEMPERATURE (°C) T.J., JUNCTION TEMPERATURE (°C)

Figure 5. Output Voltage vs. Temperature – V_{OUT} = 5.0 V – XDFN Package

Figure 6. Line Regulation vs. Temperature – $V_{OUT} = 1.8 \text{ V}$




Figure 7. Line Regulation vs. Temperature – V_{OUT} = 3.3 V




Figure 8. Load Regulation vs. Temperature – $V_{OUT} = 1.8 \text{ V}$




Figure 9. Load Regulation vs. Temperature – $V_{OUT} = 3.3 \text{ V}$




Figure 10. Load Regulation vs. Temperature – $V_{OUT} = 5.0 \text{ V}$




Figure 11. Ground Current vs. Load Current – V_{OUT} = 1.8 V




Figure 12. Ground Current vs. Load Current – $V_{OUT} = 3.3 \text{ V}$




Figure 13. Ground Current vs. Load Current – $V_{OUT} = 5.0 \text{ V}$




Figure 14. Dropout Voltage vs. Load Current – V_{OUT} = 1.8 V




Figure 15. Dropout Voltage vs. Load Current – $V_{OUT} = 3.3 \text{ V}$




Figure 16. Dropout Voltage vs. Load Current – $V_{OUT} = 5.0 \text{ V}$




Figure 17. Dropout Voltage vs. Temperature – $V_{OUT} = 1.8 \text{ V}$




Figure 18. Dropout Voltage vs. Temperature – $V_{OUT} = 3.3 \text{ V}$




Figure 19. Dropout Voltage vs. Temperature – $V_{OUT} = 5.0 \text{ V}$




Figure 20. Current Limit vs. Temperature




Figure 21. Short Circuit Current vs.
Temperature




Figure 22. Enable Thresholds Voltage




Figure 23. Current to Enable Pin vs. Temperature




Figure 24. Disable Current vs. Temperature




Figure 25. Discharge Resistance vs. Temperature






Figure 26. Maximum C_{OUT} ESR Value vs. Load Current




| | RMS Output Noise (μV) | | | | |
|--------|-----------------------|------------------|--|--|--|
| lout | 10 Hz – 100 kHz | 100 Hz – 100 kHz | | | |
| 1 mA | 7.73 | 6.99 | | | |
| 10 mA | 7.12 | 6.26 | | | |
| 250 mA | 7.11 | 6.33 | | | |


Figure 27. Output Voltage Noise Spectral Density – V_{OUT} = 1.8 V



| | RMS Output Noise (μV) | | | | |
|------------------|-----------------------|------------------|--|--|--|
| I _{OUT} | 10 Hz – 100 kHz | 100 Hz – 100 kHz | | | |
| 1 mA | 7.9 | 7.07 | | | |
| 10 mA | 7.19 | 6.25 | | | |
| 250 mA | 7.29 | 6.38 | | | |

Figure 28. Output Voltage Noise Spectral Density – V_{OUT} = 2.8 V








Figure 30. Power Supply Rejection Ratio – V_{OUT} = 3.3 V




Figure 31. Power Supply Rejection Ratio – $V_{OUT} = 5.0 \text{ V}$




Figure 32. Enable Turn-on Response – C_{OUT} = 1 μ F, I_{OUT} = 10 mA




Figure 33. Enable Turn-on Response – C_{OUT} = 4.7 μ F, I_{OUT} = 10 mA




Figure 34. Enable Turn-on Response – C_{OUT} = 1 μF , I_{OUT} = 250 mA




Figure 35. Enable Turn-on Response – C_{OUT} = 4.7 μ F, I_{OUT} = 250 mA




Figure 36. Line Transient Response – I_{OUT} = 10 mA




Figure 38. Line Transient Response – I_{OUT} = 250 mA




Figure 40. Load Transient Response – 1 mA to 250 mA




Figure 37. Line Transient Response – I_{OUT} = 10 mA




Figure 39. Line Transient Response – I_{OUT} = 250 mA




Figure 41. Load Transient Response – 250 mA to 1 mA




Figure 42. Load Transient Response – 1 mA to 250 mA




Figure 43. Load Transient Response – 250 mA to 1 mA




Figure 44. Overheating Protection – TSD




Figure 45. Turn-on/off - Slow Rising V_{IN}




Figure 46. Enable Turn-off – Various Output Capacitors

APPLICATIONS INFORMATION

General

The NCP163 is an ultra—low noise 250 mA low dropout regulator designed to meet the requirements of RF applications and high performance analog circuits. The NCP163 device provides very high PSRR and excellent dynamic response. In connection with low quiescent current this device is well suitable for battery powered application such as cell phones, tablets and other. The NCP163 is fully protected in case of current overload, output short circuit and overheating.

Input Capacitor Selection (CIN)

Input capacitor connected as close as possible is necessary for ensure device stability. The X7R or X5R capacitor should be used for reliable performance over temperature range. The value of the input capacitor should be 1 μF or greater to ensure the best dynamic performance. This capacitor will provide a low impedance path for unwanted AC signals or noise modulated onto constant input voltage. There is no requirement for the ESR of the input capacitor but it is recommended to use ceramic capacitors for their low ESR and ESL. A good input capacitor will limit the influence of input trace inductance and source resistance during sudden load current changes.

Output Decoupling (COUT)

The NCP163 requires an output capacitor connected as close as possible to the output pin of the regulator. The recommended capacitor value is 1 μF and X7R or X5R dielectric due to its low capacitance variations over the specified temperature range. The NCP163 is designed to remain stable with minimum effective capacitance of 0.7 μF to account for changes with temperature, DC bias and package size. Especially for small package size capacitors such as 0201 the effective capacitance drops rapidly with the applied DC bias. Please refer Figure 47.




Figure 47. Capacity vs DC Bias Voltage

There is no requirement for the minimum value of Equivalent Series Resistance (ESR) for the C_{OUT} but the maximum value of ESR should be less than $2\,\Omega$. Larger output capacitors and lower ESR could improve the load

transient response or high frequency PSRR. It is not recommended to use tantalum capacitors on the output due to their large ESR. The equivalent series resistance of tantalum capacitors is also strongly dependent on the temperature, increasing at low temperature.

Enable Operation

The NCP163 uses the EN pin to enable/disable its device and to deactivate/activate the active discharge function.

If the EN pin voltage is <0.4 V the device is guaranteed to be disabled. The pass transistor is turned—off so that there is virtually no current flow between the IN and OUT. The active discharge transistor is active so that the output voltage V_{OUT} is pulled to GND through a 280 Ω resistor. In the disable state the device consumes as low as typ. 10 nA from the V_{IN} .

If the EN pin voltage >1.2 V the device is guaranteed to be enabled. The NCP163 regulates the output voltage and the active discharge transistor is turned—off.

The EN pin has internal pull-down current source with typ. value of 200 nA which assures that the device is turned-off when the EN pin is not connected. In the case where the EN function isn't required the EN should be tied directly to IN.

Output Current Limit

Output Current is internally limited within the IC to a typical 700 mA. The NCP163 will source this amount of current measured with a voltage drops on the 90% of the nominal V_{OUT} . If the Output Voltage is directly shorted to ground ($V_{OUT} = 0$ V), the short circuit protection will limit the output current to 690 mA (typ). The current limit and short circuit protection will work properly over whole temperature range and also input voltage range. There is no limitation for the short circuit duration.

Thermal Shutdown

When the die temperature exceeds the Thermal Shutdown threshold ($T_{SD}-160^{\circ}\text{C}$ typical), Thermal Shutdown event is detected and the device is disabled. The IC will remain in this state until the die temperature decreases below the Thermal Shutdown Reset threshold ($T_{SDU}-140^{\circ}\text{C}$ typical). Once the IC temperature falls below the 140°C the LDO is enabled again. The thermal shutdown feature provides the protection from a catastrophic device failure due to accidental overheating. This protection is not intended to be used as a substitute for proper heat sinking.

Power Dissipation

As power dissipated in the NCP163 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the

ambient temperature affect the rate of junction temperature rise for the part.

The maximum power dissipation the NCP163 can handle is given by:

$$P_{D(MAX)} = \frac{\left[125^{\circ}C - T_{A}\right]}{\theta_{JA}} \tag{eq. 1}$$

The power dissipated by the NCP163 for given application conditions can be calculated from the following equations:

$$P_D \approx V_{IN} \cdot I_{GND} + I_{OUT} (V_{IN} - V_{OUT})$$
 (eq. 2)




Figure 48. θ_{JA} and $P_{D (MAX)}$ vs. Copper Area (CSP4)




Figure 49. θ_{JA} and $P_{D (MAX)}$ vs. Copper Area (XDFN4)

Reverse Current

The PMOS pass transistor has an inherent body diode which will be forward biased in the case that $V_{OUT} > V_{IN}$. Due to this fact in cases, where the extended reverse current condition can be anticipated the device may require additional external protection.

Power Supply Rejection Ratio

The NCP163 features very high Power Supply Rejection ratio. If desired the PSRR at higher frequencies in the range $100~\rm kHz-10~MHz$ can be tuned by the selection of C_{OUT} capacitor and proper PCB layout.

Turn-On Time

The turn—on time is defined as the time period from EN assertion to the point in which V_{OUT} will reach 98% of its nominal value. This time is dependent on various application conditions such as $V_{OUT(NOM)}$, C_{OUT} , T_A .

PCB Layout Recommendations

To obtain good transient performance and good regulation characteristics place $C_{\rm IN}$ and $C_{\rm OUT}$ capacitors close to the device pins and make the PCB traces wide. In order to minimize the solution size, use 0402 or 0201 capacitors with appropriate capacity. Larger copper area connected to the pins will also improve the device thermal resistance. The actual power dissipation can be calculated from the equation above (Equation 2). Expose pad can be tied to the GND pin for improvement power dissipation and lower device temperature.

ORDERING INFORMATION (WLCSP4)

| Device | Voltage Option | Marking | Rotation | Description | Package | Shipping [†] |
|-------------------|-------------------|---------|----------|---------------------------------|-------------------------|--------------------------|
| NCP163AFCS180T2G | 1.8 V | Y | 180 | | | |
| NCP163AFCS250T2G | 2.5 V | Т | 270 | 1 | | |
| NCP163AFCS260T2G | 2.6 V | 4 | 180 | 1 | | |
| NCP163AFCS270T2G | 2.7 V | V | 270 | OFO made Aladius Dialahanna | | |
| NCP163AFCS280T2G | 2.8 V | 3 | 180 | 250 mA, Active Discharge | WLCSP4 CASE 567KA | 5000 / Tape & |
| NCP163AFCS285T2G | 2.85 V | 5 | 180 | 1 | (Pb-Free) | Reel |
| NCP163AFCS290T2G | 2.9 V | 6 | 180 | 1 | , | |
| NCP163AFCS2925T2G | 2.925 V | 2 | 180 | 1 | | |
| NCP163BFCS180T2G | 1.8 V | Υ | 270 | OFO TO A Note Active Discharge | | |
| NCP163BFCS2925T2G | 2.925 V | 2 | 270 | 250 mA, Non–Active Discharge | | |
| | | | | | | |
| NCP163AFCT180T2G | 1.8 V | Υ | 180 | | | |
| NCP163AFCT250T2G | 2.5 V | Υ | 90 | 1 | | |
| NCP163AFCT260T2G | 2.6 V | 6 | 270 | 1 | WLCSP4 | 5000 / Tape & Reel |
| NCP163AFCT270T2G | 2.7 V | 5 | 180 | 1 | | |
| NCP163AFCT280T2G | 2.8 V | 3 | 180 | OSO and Anthur Binch annu | | |
| NCP163AFCT285T2G | 2.85 V | 5 | 270 | 250 mA, Active Discharge | | |
| NCP163AFCT290T2G | 2.9 V | 4 | 270 | 1 | CASE 567JZ (Pb-Free) | |
| NCP163AFCT2925T2G | 2.925 V | 2 | 180 | 1 | (1 5 1 100) | |
| NCP163AFCT300T2G | 3.0 V | 3 | 270 | 1 | | |
| NCP163AFCT330T2G | 3.3 V | 6 | 90 | 1 | | |
| NCP163BFCT180T2G | 1.8 V | Υ | 270 | OFO mad. Non. Anti-un Dinahaman | | |
| NCP163BFCT2925T2G | 2.925 V | 2 | 270 | 250 mA, Non–Active Discharge | | |

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ORDERING INFORMATION (XDFN4)

| Device | Voltage Option | Marking | Description | Package | Shipping [†] |
|------------------|-------------------|---------|------------------------------|------------|-----------------------|
| NCP163AMX120TBG* | 1.2 V | ME | | | |
| NCP163AMX130TBG* | 1.3 V | MG | | | |
| NCP163AMX150TBG | 1.5 V | MV | | | |
| NCP163AMX180TBG | 1.8 V | MA | | | |
| NCP163AMX1825TBG | 1.825 V | MC | | | |
| NCP163AMX190TBG | 1.9 V | MH | | | |
| NCP163AMX250TBG | 2.5 V | MU | | | |
| NCP163AMX260TBG | 2.6 V | MN | 250 mA, Active Discharge | XDFN4 | 3000 / |
| NCP163AMX270TBG | 2.7 V | MX | | | |
| NCP163AMX275TBG | 2.75 V | MD | | CASE 711AJ | Tape & |
| NCP163AMX280TBG | 2.8 V | MM | | (Pb-Free) | Reel |
| NCP163AMX285TBG | 2.85 V | MQ | | | |
| NCP163AMX290TBG | 2.9 V | MR | | | |
| NCP163AMX300TBG | 3.0 V | MJ | | | |
| NCP163AMX330TBG | 3.3 V | MK | | | |
| NCP163AMX500TBG | 5.0 V | ML | | | |
| NCP163BMX180TBG | 1.8 V | PA | | | |
| NCP163BMX1825TBG | 1.825 V | PC | 250 mA, Non–Active Discharge | | |
| NCP163BMX275TBG | 2.75 V | PD | | | |


[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}Contact sales office for availability information.


PACKAGE DIMENSIONS


WLCSP4, 0.64x0.64

CASE 567JZ **ISSUE A**



TOP VIEW





NOTES:


- ANTES.

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: MILLIMETERS.
- COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

| | MILLIMETERS | | | | | | |
|-----|-------------|----------|-------|--|--|--|--|
| DIM | MIN NOM MAX | | | | | | |
| Α | | | 0.33 | | | | |
| A1 | 0.04 | 0.06 | 0.08 | | | | |
| A2 | | 0.23 REF | | | | | |
| b | 0.195 | 0.210 | 0.225 | | | | |
| D | 0.610 | 0.640 | 0.670 | | | | |
| E | 0.610 | 0.640 | 0.670 | | | | |
| е | 0.35 BSC | | | | | | |

RECOMMENDED SOLDERING FOOTPRINT*




DIMENSIONS: MILLIMETERS


*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


WLCSP4, 0.64x0.64

CASE 567KA ISSUE A



TOP VIEW






NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 COPLANARITY APPLIES TO SPHERICAL
 CROWNS OF SOLDER BALLS.

| | MILLIMETERS | | | | | | |
|-----|-------------|----------|-------|--|--|--|--|
| DIM | MIN | NOM | MAX | | | | |
| Α | 0.35 | 0.40 | 0.45 | | | | |
| A1 | 0.14 | 0.16 | 0.18 | | | | |
| A2 | | 0.25 REF | | | | | |
| b | 0.185 | 0.200 | 0.215 | | | | |
| D | 0.610 | 0.640 | 0.670 | | | | |
| E | 0.610 | 0.640 | 0.670 | | | | |
| _ | 0.35 BSC | | | | | | |

RECOMMENDED SOLDERING FOOTPRINT*





DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

XDFN4 1.0x1.0, 0.65P CASE 711AJ






NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND
- 0.20 mm FROM THE TERMINAL TIPS. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

| | MILLIMETERS | | | | | |
|-----|-------------|------|--|--|--|--|
| | MILLIMETERS | | | | | |
| DIM | MIN | MAX | | | | |
| Α | 0.33 | 0.43 | | | | |
| A1 | 0.00 | 0.05 | | | | |
| A3 | 0.10 | REF | | | | |
| b | 0.15 | 0.25 | | | | |
| b2 | 0.02 | 0.12 | | | | |
| D | 1.00 | BSC | | | | |
| D2 | 0.43 | 0.53 | | | | |
| E | 1.00 | BSC | | | | |
| е | 0.65 | BSC | | | | |
| L | 0.20 | 0.30 | | | | |
| L2 | 0.07 | 0.17 | | | | |

RECOMMENDED MOUNTING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized and policition, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Phone: 81–3–5817–1050