High-Frequency, High Side and Low Side Gate Driver IC

The FAN8811 is high side and low side gate-drive IC designed for high-voltage, high-speed, driving MOSFETs operating up to 80 V.

The FAN8811 integrates a driver IC and a bootstrap diode. The driver IC features low delay time and matched PWM input propagation delays, which further enhance the performance of the part.

The high speed dual gate driver are designed to drive both the high-side and low-side of N-Channel MOSFETs in a half bridge or synchronous buck configuration. The floating high-side driver is capable of operating with supply voltages of up to 80 V. In the dual gate driver, the high side and low side each have independent inputs which allow maximum flexibility of input control signals in the application. The PWM input signal (high level) can be 3.3 V, 5 V or up to V_{DD} logic input to cover all possible applications. The bootstrap diode for the high-side driver bias supply is integrated in the chip. The high-side driver is referenced to the switch node (HS) which is typically the source pin of the high-side MOSFET and drain pin of the low-side MOSFET. The low-side driver is referenced to V_{SS} which is typically ground. The functions contained are the input stages, UVLO protection, level shift, bootstrap diode, and output driver stages.

Features

- Drives two N-Channel MOSFETs in High & Low Side
- Integrated Bootstrap Diode for High Side Gate Drive
- Bootstrap Supply Voltage Range up to 100 V
- 3 A Source, 6 A Sink Output Current Capability
- Drives 1nF Load with Typical Rise/Fall Times of 6 ns/4 ns
- TTL Compatible Input Thresholds
- Wide Supply Voltage Range 7.5 V to 16 V (Absolute Maximum 18 V)
- Fast Propagation Delay Times (Typ. 30 ns)
- 2 ns Delay Matching (Typical)
- Under-Voltage Lockout (UVLO) Protection for Drive Voltage
- Operating Junction Temperature Range of -40°C to 125°C

Typical Applications

- Power Supplies for Telecom and Datacom
- Half-Bridge and Full-Bridge Converters
- Synchronous-Buck Converters
- Two-Switch Forward Converters
- Class-D Audio Amplifiers



ON Semiconductor®

www.onsemi.com

PACKAGE PICTURE



10 Lead MLP (Molded Leadless Package)

MARKING DIAGRAM



Z : Plant Code

X : 1-Digit Year Code Y : 1-Digit Week Code TT : 2-Digit Die Run Code MP : Package Type (MLP) X : Reel Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 13 of this datasheet.





Figure 1. Application Schematic – Synchronous Buck Converter



Figure 2. Application Schematic – Half Bridge Converter

Block Diagram



Figure 3. Simplified Block Diagram





Figure 4. Pin Assignments – 10 Lead MLP (Top View)

PIN DESCRIPTION			
Pin No.	Pin Name	Description	
1	V _{DD}	Logic and low-side gate driver power supply voltage	
2	HB	High-side floating supply	
3	HO	High-side driver output	
4	HS	High-voltage floating supply return	
5	N.C	No Connection	
6	N.C	No Connection	
7	н	Logic input for High-side gate driver output	
8	LI	Logic input for Low-side gate driver output	
9	V _{SS}	Logic Ground	
10	LO	Low-side driver output	

MAXIMUM RATINGS (Note 1)

All voltage parameters are referenced to V_{SS}, unless otherwise noted.

Symbol	Parameter	Min.	Max.	Units
V _{DD}	Low-Side and Logic Fixed Supply Voltage	-0.3	18	V
	High-Side Floating Supply Offset Voltage(Note 2)	-1	100	V
V _{HS}	Repetitive Pulse (< 100 ns)(Note 3)	-(24 – V _{DD})	100	V
\/	Low-Side Output Voltage, LO Pin	-0.3	V _{DD} + 0.3	V
VLO	Repetitive Pulse (< 100 ns)(Note 3)	-2	V _{DD} + 0.3	V
N/	High-Side Floating Output Voltage, HO Pin	$V_{HS} - 0.3$	V _{HB} + 0.3	V
V _{HO}	Repetitive Pulse (< 100 ns)(Note 3)	V _{HS} – 2	V _{HB} + 0.3	V
V_{LI}, V_{HI}	Logic Input Voltage	-0.3	V _{DD} + 0.3	V
V _{HB}	High-Side Floating Supply Voltage	-0.3	100	V
$V_{HB} - V_{HS}$	V _{HS} to V _{HB} Supply Voltage	-0.3	18	V
T _J ,	Operating Junction Temperature	-55	150	°C

1. Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

2. The V_{HS} negative voltage capability can be calculated using ($V_{HB} - V_{HS}$)-18 V base on V_{HB} , due to its dependence on V_{DD} voltage level. 3. Verified at bench characterization.

ESD Ratings

Symbol	Parameters			Unit.
ESD _{HBM}	Electrostatio Discharge Constility	Human Body Model, JEDEC JS-001-2012		N/
ESD _{CDM}	Electrostatic Discharge Capability	Charged Device Model, JESD22-C101	1000	V

Thermal Information

Symbol	Parameter			Units	
P_	Power Dissipation (Note 4)	1S0P with thermal vias (Note5)	0.6	10/	
FD	Fower Dissipation (Note 4)	1S2P with thermal vias (Note 6)	2.4		
θ _{JA}	Thermal Resistance Junction-Air	1S0P with thermal vias (Note 5)	163	°C/W	
		1S2P with thermal vias (Note 6)	41		

4. JEDEC standard: JESD51-2, JESD51-3. Mounted on 76.2 x 114.3 x1.6 mm PCB (FR-4 glass epoxy material).

5. 1SOP with thermal via: one signal layer with zero power plane and thermal via.

6. 1S2P with thermal via: one signal layer with two power plane and thermal via.

RECOMMENDED OPERATING RANGES (Note 7)

All voltage parameters are referenced to V_{SS}

Sym	Parameters	Test Condition	Min.	Max.	Unit.
V _{DD}	Supply Voltage	DC	7.5	16	V
V	High Side Floating Return	DC	-1	80	V
V _{HS}		Repetitive Pulse (< 100 ns)	-(24 – V _{DD})	100	V
V _{HB}	Voltage on HB	DC	V _{HS} + 7.5	V _{HS} +16	V
dV _{sw} /dt	Voltage Slew Rate on SW			50	V/ns
TJ	Operating Temperature		-40	125	°C

7. Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

ELECTRICAL CHARACTERISTICS $V_{DD}=V_{HB}=12 \text{ V}, V_{HS}=V_{SS}=0 \text{ V}, T_A=T_J=-40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}, \text{ no load on HO or LO, unless otherwise noted.}$

Symbol		Test Condition	Min.	Tvp.	Max.	Unit
Power Supply	v Section		1	76.		
	V _{DD} Quiescent Current	V _{HI} =0 V; V _{LI} =0 V		0.17	0.3	mA
I _{DDO}	V _{DD} Operating Current	f _{sw} = 500 kHz		1.5	3.0	mA
Інв	HB Quiescent Current	V _{HI} =0 V; V _{LI} =0 V		0.1	0.2	mA
I _{HBO}	HB Operating Current	$f_{SW} = 500 \text{ kHz}$		1.9	3.0	mA
I _{HBS}	HB to V _{ss} Quiescent Current	$V_{HS} = V_{HB} = 80 \text{ V}$		0	10	μA
I _{HBSO}	HB to V _{ss} Operating Current	f _{sw} = 500 kHz		0.3	1.0	mA
V _{DDR}	V _{DD} UVLO Threshold	V _{DD} Rising	6.2	6.8	7.4	V
V _{DDH}	V _{DD} UVLO Hysteresis			0.6		V
V _{HBR}	HB UVLO Threshold	HB Rising	5.5	6.3	6.8	V
V _{HBH}	HB UVLO Hysteresis			0.4		V
Input Logic Se	ection		•			
V _{IH}	High Level Input Voltage Threshold		1.80	2.2	2.50	V
VIL	Low Level Input Voltage Threshold		1.3	1.7	2.0	V
VIHYS	Input Logic Voltage Hysteresis			0.5		V
R _{IN}	Input Pull-down Resistance			100		kΩ
Bootstrap Dio	de					
V _{FL}	Forward Voltage @ Low Current	I _{VDD} - _{HB} = 100 μA		0.55	0.8	V
V _{FH}	Forward Voltage @ High Current	I _{vdd} -нв = 100 mA		0.8	1.0	V
R _D	Dynamic Resistance	I _{vdd} -нв = 100 mA		0.7	1.5	Ω
t _{BS} (Note 8)	Diode Turn-off Time	I _F =20 mA, I _{REV} =0.5 A		20		ns
Low Side Driv	rer					
V _{OLL}	Low Level Output Voltage	I _{LO} = 100 mA		0.06	0.15	V
V _{OHL}	High Level Output Voltage	I_{LO} = -100 mA, V_{OHL} = V_{DD} - V_{LO}		0.16	0.28	V
I _{OHL} (Note 8)	Peak Pull-up Current	$V_{LO} = 0 V$		3		А
I _{OLL} (Note 8)	Peak Pull-down Current	V _{LO} = 12 V		6		А
t _{R_LO}	LO Rise Time	10% to 90%, C _{LOAD} =1 nF		6		ns
t _{F_LO}	LO Fall Time	90% to 10%, C _{LOAD} =1 nF		4		ns
t _{R_LO1}	LO Rise Time	3 V to 9 V, C _{LOAD} =100 nF		300	500	ns
t _{F_LO1}	LO Fall Time	9 V to 3 V, C _{LOAD} =100 nF		140	300	ns
t _{LPHL}	LI=Low Propagation Delay	V_{LI} Falling to V_{LO} Falling, $C_{LOAD}=0$		28	43	ns
t _{LPLH}	LI=High Propagation Delay	V_{LI} Rising to V_{LO} Rising, $C_{LOAD}=0$		30	45	ns
High Side Driv	ver					
V _{OLH}	Low Level Output Voltage	I _{HO} = 100 mA		0.06	0.15	V
V _{OHH}	High Level Output Voltage	I_{HO} = -100 mA, V_{OHH} = V_{HB} - V_{HO}		0.16	0.28	V
I _{OHH} (Note 8)	Peak Pull-up Current	V _{HO} = 0 V		3		Α
I _{OLH} (Note 8)	Peak Pull-down Current	V _{HO} = 12 V		6		А
t _{R_HO}	HO Rise Time	10% to 90%, C _{LOAD} =1 nF		6		ns
t _{F_HO}	HO Fall Time	90% to 10%, C _{LOAD} =1 nF		4		ns
t _{R_HO1}	HO Rise Time	3 V to 9 V, C _{LOAD} =100 nF		300	500	ns
t _{F_HO1}	HO Fall Time	9 V to 3 V, C _{LOAD} =100 nF		140	300	ns
t _{HPHL}	HI=Low Propagation Delay	V_{HI} Falling to V_{HO} Falling, $C_{LOAD}=0$		28	43	ns
t _{HPLH}	HI=High Propagation Delay	V_{HI} Rising to V_{HO} Rising, $C_{LOAD}=0$		30	45	ns
Delay Matchir	19	1		1		
t _{MON}	HI Turn-OFF to LI Turn-ON			2	10	ns
t _{MOFF}	LI Turn-OFF to HI Turn-ON			2	10	ns
Minimum Puls	se Width	Γ	1	1		
	Minimum Pulse Width for HI and LI (Note 8)				50	ns

These parameters are guaranteed by design. 8.

TYPICAL CHARACTERISTICS

Typical characteristics are provided at 25°C and $V_{DD,}V_{HB}$ = 12 V unless otherwise noted.







Figure 7. Operating Current vs. Temperature



Figure 9. IHB Operating Current vs. Frequency



Figure 6. Quiescent Current vs. V_{DD} (V_{HB})



Figure 8. IDD Operating Current vs. Frequency



Figure 10. Input Threshold vs. Temperature

TYPICAL CHARACTERISTICS

Typical characteristics are provided at 25°C and $V_{\text{DD},}$ V_{HB} = 12 V unless otherwise noted.



Figure 11. Input Threshold vs. V_{DD}



Figure 13. VHB UVLO Threshold vs. Temperature



Figure 15. V_{OH} , V_{OL} Voltage vs. Temperature



Figure 12. V_{DD} UVLO Threshold vs. Temperature



Figure 14. Bootstrap Diode VF vs. Temperature



Figure 16. V_{OH} , V_{OL} Voltage vs. $V_{DD}(V_{HB})$

TYPICAL CHARACTERISTICS

Typical characteristics are provided at 25°C and V_{DD} , V_{HB} = 12 V unless otherwise noted.



Figure 17. Low Side Propagation Delay vs. Temperature



Figure 19. Low Side Propagation Delay vs. VDD







Figure 18. High Side Propagation Delay vs. Temperature



Figure 20. High Side Propagation Delay vs. VHB



Figure 22. HO, LO Peak Sink Current vs. Supply Voltage

Switching Time Definitions

Figure 23 shows the switching time waveforms definitions of the turn on and off propagation delay times.



Figure 23. Timing Diagrams

Input to Output Definitions

Figure 24 shows an input to output timing diagram for overall operation.



Figure 24. Overall Operation Timing Diagram

APPLICATIONS INFORMATION

The FAN8811 are designed for drive the high side and the low side N-channel power MOSFETs in a half bridge or synchronous buck. The bootstrap diode integrates a driver IC for high side driver bias supply. High side and Low side outputs are independently controlled by each of input control signals with TTL or logic compatibly. The floating high side driver can work operate with supply voltage up to 80 V. The FAN8811 functions consist of input stage, level shift, bootstrap diode, The Under-Voltage Lockout (UVLO) protection and output stage. The UVLO function is included in both the highand low side.

Input Stage

The input pins (HI,LI) of gate driver devices are based on a TTL compatible input threshold logic that is independent of the V_{DD} supply voltage. Also, the PWM input signal (high level) can be 3.3 V, 5 V or up to VDD logic input to cover all possible applications. The input impedance of the FAN8811 is 100 k Ω nominal. The 100 k Ω is a pull down resistance to ground (GND). The logic level compatible input provides a rising threshold 2.2 V and a falling threshold of 1.7 V.

Level Shift

The level shift circuit is the interface from the high side input to the high side driver stage which is referenced to the switch node (HS). The level shift allows to control of the HO output referenced to the HS pin and provides excellent delay matching with the low side driver. To control the High side output drive utilized a widely used technique for high side level shifter circuit is called pulsed latch level translators. When the HI input signal received from the controller, internal pulse generator make two kinds of pulse signal by the rising edge and falling edge. And then, this signal transmits a Latch through noise canceller. At this time, the pulse generator operating referenced to V_{SS} (ground), and level shift control of HO referenced to HS.

Bootstrap Diode

The FAN8811 integrated high voltage bootstrap diode to generate the high side bias. And it is provided to charge high side gate drive bootstrap capacitor. The diode anode is connected to V_{DD} and cathode connected to HB. The boot capacitor should be connected externally to HB and the HS pins, the HB capacitor charge is refreshed every switching cycle when HS transitions to ground. The bootstrap diode provides fast recovery times, and low resistance value of 0.7 Ω

Under-Voltage Lockout (UVLO)

Both high side and low side driver have UVLO protection independently which monitors the V_{DD} supply voltage and HB bootstrap voltage. The V_{DD} UVLO disables both high side and low side driver when V_{DD} is below the specified threshold. The rise V_{DD} threshold is 6.8 V with 0.6 V hysteresis. The HB UVLO disables only the high side driver when the HB to HS differential voltage is below the specified threshold. The HB UVLO rise threshold is 6.3 V with 0.4 V hysteresis.

Output Stage

The FAN8811 output stage is able to source/sink about 3.0 A /6.0 A typical and interfaces for drive the switching power MOSFETs. High speed switching, low resistance and high current capability of both high side and low side driver allow for efficient switching operation. The low side driver is referenced from V_{DD} to V_{SS} and the high side is referenced from HB to HS. The device logic status shows as below.

Table 1. Device Logic Status

	Н	LI	НО	LO
	L	L	L	L
	L	Н	L	Н
Status	Н	L	Н	L
	Н	Н	Н	Н
	Х	Х	L	L

Select Bootstrap Capacitor

The maximum allowable voltage drop across the bootstrap capacitor to ensure enough gate-source voltage is highly dependent to the internal under voltage Lockout level of the gate drive IC, and the voltage level at the source connection of switching node HS. So, the maximum allowable drop voltage can obtain as (eq. 1)

$$\Delta V_{HB} = V_{DD} - V_f - V_{HB,UVLO}$$
(eq. 1)

Where:

- V_{DD}: Gate drive IC supply voltage
- V_f: Static forward voltage drop of bootstrap diode.
- V_{HB,UVLO}: HB Under-Voltage Lockout level.

The total charge (Q_{bs}) required by the bootstrap capacitor can be calculated by summing the Q_g of the MOSFET and the charge required for the level shifter in the gate drive IC which is negligible quantity to compared Q_g of the MOSFET.

$$Q_{BS} = Q_g + (I_{HBS} \times T_{ON})$$
 (eq. 2)

Where:

- Q_{BS}: Total gate charge of bootstrap capacitor
- Qq: Gate charge of the MOSFET
- I_{HBS}: Operating current in High side gate drive IC.
- T_{ON}: Turning on of MOSFET

The guiding criteria for calculating the minimum required bootstrap capacitance can be obtained through (eq. 4).

$$C_{BOOT.MIN} \ge \frac{Q_{BS}}{\Delta V_{HB}}$$
 (eq. 3)

Select External Bootstrap Series Resistor

The FAN8811 utilized high speed gate driving for synchronous buck and half bridge applications. In these applications, the ringing voltage occurred by parasitic inductance of the primary power path, consisting of the input capacitor and switching MOSFETs (C_{oss}). To reduce the ringing phenomenon, the first step is to optimize the PCB layout to reduce parasitic components of the power path. And the second step is adding a series resistor with the bootstrap capacitor to slow down the turn-on transition of the high side MOSFET.



Figure 25. Application Circuit with Parasitic Components

Figure 25 shows the synchronous buck with the parasitic component at the power path. Each of parasitic inductance and low side C_{OSS} of MOSFET made up the ringing phenomenon at the HS node, when the high side turns on. When the bootstrap series resistor R_B installed with bootstrap capacitor, the bootstrap resistor limits the

current available to charge the gate of the high side MOSFET, increasing the time needed to turn the high side MOSFET on. The increased switching time slows the HS node rate of rise and can have a significant impact on the peak voltage on the HS node. The bootstrap resistor recommended that R_B is use to less than 10 Ω .

$$I_{BOOT(PEAK)} = \frac{V_{DD} - V_f}{R_B}$$
 (eq. 4)

Select Gate Resistor

The gate resistor is also sized to reduce ringing voltage of the HS node by parasitic inductances and capacitances. But, it limits the current capability of the gate driver output by the resistance value. The limited current capability value by the gate resistor can obtain (eq. 5).

$$I_{OHH} = \frac{V_{DD} - V_f - V_{OHH}}{R_{gate}}$$

$$I_{OLH} = \frac{V_{DD} - V_f - V_{OLH}}{R_{gate}}$$

$$I_{OHL} = \frac{V_{DD} - V_{OHL}}{R_{gate}}$$

$$I_{OLL} = \frac{V_{DD} - V_{OLL}}{R_{gate}}$$
(eq. 5)

Where:

- I_{OHH}: High side peak source current
- I_{OLH}: High side peak sink current
- I_{OHL}: Low side peak source current
- I_{OLL}: Low side peak sink current
- V_f: Bootstrap diode forward voltage drop
- V_{OHH}: High level output voltage drop (high side)
- V_{OLH}: Low level output voltage drop (high side)
- V_{OHL}: High level output voltage drop (low side)
- V_{OLL}: Low level output voltage drop (low side)

Gate Driver Power Dissipation

The total power dissipation is the sum of the gate driver losses and the bootstrap diode losses. The gate driver losses are comprised of the static and dynamic losses related to the switching frequency, output load capacitance on high and low side drivers, and supply voltage, V_{DD} .

The static losses are due to the quiescent from the voltage supplies V_{DD} and ground in low side driver and the leakage current in the level shifting stage in high side driver, which are dependent on the voltage supplied on the HS pin and proportional to the duty cycle when only the high side power device is turned on. The quiescent

current is consumed by the device to vias all internal circuits such as input stage, reference voltage, logic circuits, protections, and also any current associated with switching of internal devices when the driver output changes state. The effect of the static losses within the gate driver can be safely assumed to be negligible due to the FAN8811 has low quiescent current 0.17 mA typically.

The dynamic losses are defined as follows: In the low side driver, the dynamic losses are due to two different sources. One is due to whenever a load capacitor is charged or discharged through a gate resistor, half of energy that goes into the capacitance is dissipated in the resistor. The losses in the gate driver resistance, internal and external to the gate driver, and the switching losses of the internal CMOS circuitry. Also, the dynamic losses of the high side driver have two different sources. One is due to the level shifting circuit and one due to the charging and discharging of the capacitance of the high side. The static losses are neglected here because the total IC power dissipation is mainly dynamic losses of gate drive IC and can be estimated as :

$$P_{DGATE} = 2 \times C_L \times f_S \times V_{DD}^{2}[W]$$
 (eq.6)

The bootstrap circuit power dissipation is the sum of the bootstrap diode losses and the bootstrap resistor losses if any exist. The bootstrap diode loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Since each of these events happens once per cycle, the diode power loss is proportional to switching frequency. Larger capacitive loads require more current to recharge the bootstrap capacitor, resulting in more losses.

PCB Layout Guideline

First of all, to optimize operation of high side and low side gate driving should be minimize influence of the parasitic inductance and capacitance on the layout. The following should be considered before beginning a PCB layout using the FAN8811.

- The gate driver should be located nearby switching MOSFET as possible.
- The V_{DD} capacitor and bootstrap capacitor should be locate near by the device.
- In order to reduce ringing voltage of the HS node, the space both high side source and low side drain of the MOSFET should be close as possible.
- The exposed pad should be connect to GND plane and use at least four or more vias for better thermal performance.
- Avoid driver input pulse signal close to the HS node.

One of recommendation layout pattern for the driver is shown in Figure 26.



Figure 26. Layout Recommendation

ORDERING INFORMATION

Device	Output Configuration	Temperature Range (${}^{\mathbb{C}}$)	Package	Shipping
FAN8811TMPX	High-Side and Low-Side	-40 to 125	10-Lead, 4.0 mm x 4.0 mm Molded Leadless Package (MLP)	Tape & Reel

PACKAGE DIMENSIONS



ON Semiconductor and the image are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death massociated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC roducts for may such unintended or use of any experses, and expenses, and reasonable attorney fees arising out of, directly or i

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your loca Sales Representative